Back
Lead Physical Design Engineer
Bangalore, India
10+
Full-Time
We are seeking an experienced Lead Physical Design Engineer to take ownership of Place-and-Route (PNR) for complex flat SoC designs using Cadence flow. You will lead physical implementation from floorplanning to timing closure, collaborating closely with RTL, STA, DFT, and verification teams.
Key Responsibilities
-
Lead physical design execution for flat SoC projects from RTL handoff through GDSII.
-
Perform floorplanning, partitioning, power planning, and clock tree synthesis (CTS).
-
Execute placement, routing, optimization, and sign-off using Cadence Innovus or equivalent tools.
-
Drive physical verification (DRC, LVS, antenna checks) and resolve violations.
-
Perform congestion analysis and optimization for flat SoC designs.
Qualifications
Must-Have:
-
Bachelor’s or Master’s degree in Electrical/Electronics/Computer Engineering or related field.
-
10–12 years of hands-on physical design and PNR experience.
-
Proven ability to handle flat SoC designs in Cadence flow
-
Strong knowledge of floorplanning, CTS, routing, optimization, and sign-off closure.
-
Solid understanding of STA, SDC creation, and ECO flows for physical implementation.
-
Prior technical leadership or mentoring experience.
Nice-to-Have:
-
Automotive semiconductor experience
-
Low-power implementation (UPF/CPF).
-
Experience with scripting (Tcl, Perl, Python) for automation.
